طراحی مدار شمارنده برگشت ‌پذير نانومتری

صادقی خانقاه, رقیه and حق پرست, مجید (1394) طراحی مدار شمارنده برگشت ‌پذير نانومتری. Research Journal of Recent Sciences ــ 4 (7). pp. 112-118. شاپا 2502-2277

This is the latest version of this item.

[img] Text - Published Version
محدود به Registered users only


Official URL: http://www.isca.in/rjrs/archive/v4/i7/18.ISCA-RJRS...


A Novel Approach to Design a Nano Metric Reversible Counter

English Abstract

Today's Technology that used to build computer circuits, because of the limit, unable to respond the human needs in the design of very fast and low-power computers. That's why scientists are looking for alternative technologies and one these technologies are reversible logic. The reversible gates and reversible logic are designed using reversible logic. The main advantage of reversible logic is obtaining is input vector from the output vector. In this paper the design of a Nano metric reversible counter has been studied. The circuit of reversible Counter is formed flip-flops and logic gates. In fact there are two schemes for reversible counters that use as a Nano metric reversible counter with Parallel Load capacity and concurrent clearance. In this paper, two approaches have been used to design a timer circuit and the proposed circuit characteristics were compared and the results are compared to each other.

Item Type:Article
زبان سند : انگلیسی
نویسنده اول :رقیه صادقی خانقاه
نویسنده مسئول :مجید حق پرست
Additional Information:Indexed in: Chemical Abstracts Service, Google scholar, Cite Factor, Academic Keys, Scientific Indexing Service
کلیدواژه ها (انگلیسی):Reversible gates, reversible logic, Nano metric reversible counters.
Subjects:WX Hospital and other health Facilities
Divisions:Vice-Dean for Education > Education Manegment
ID Code:6887
Deposited By: کارشناس رقیه صادقی
Deposited On:28 Oct 1394 06:13
Last Modified:23 Jan 1397 18:10

Available Versions of this Item

Repository Staff Only: item control page

Document Downloads

More statistics for this item...